A Queueing Model for Memory Controller Scheduler Subject to DRAM Column Access Timing Constraints

Authors: Navid Lashkarian, Matt Prather, Randall Rooney et al.

Publication: ICASSP 2026 - 2026 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)

Published: May 3, 2026